

1048576-BIT(131072-WORD BY 8-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

# MITSUBISHI (MEMORY/ASIC)

### DESCRIPTION

The Mitsubishi M5M27C101K, JK is a high-speed 1048576-bit ultraviolet erasable and electrically reprogrammable read only memory. It is suitable for microprocessor programming applications where rapid turn-around is required. The M5M27C101K, JK is fabricated by N-channel double polysilicon gate for Memory and CMOS technology for peripheral circuits, and is available in DIP/CLCC with a transparent lid.

#### **FEATURES**

- 131072 word x 8 bit organization
- Access time M5M27C101K-12, JK-12 ... 120ns (max.) M5M27C101K-15, JK-15 ... 150ns (max.) M5M27C101K-2, JK-2 ... 200ns (max.) M5M27C101K ... ... 250ns (max.)
- Two line control OE, CE
- Low power current (I<sub>CC</sub>): Active . . . . 50mA (max.)
   Stand by . . . . 1mA (max.)
- Single 5V power supply
- 3-State output buffer
- Input and output TTL-compatible in read and program mode
- Standard 32 pin DIP
- Byte programming algorithm
- Page programming algorithm

#### APPLICATION

Microcomputer systems and peripheral equipment

## **FUNCTION**

#### Read

Set the  $\overline{CE}$  and  $\overline{OE}$  terminals to the read mode (low level). Low level input to  $\overline{CE}$  and  $\overline{OE}$  and address signals to the address inputs ( $A_0 \sim A_{16}$ ) make the data contents of the designated address location available at the data input/output ( $D_0 \sim D_7$ ). When the  $\overline{CE}$  or  $\overline{OE}$  signal is high, data input/output are in a floating state.

When the  $\overline{\text{CE}}$  signal is high, the device is in the standby mode or power-down mode.

## Programming

## (Byte programming algorithm)

The M5M27C101K, JK enters the byte programming mode when 12.5V is supplied to the  $V_{PP}$  power supply input,  $\overline{CE}$  is at low level and  $\overline{OE}$  is at high level. A location is designated by address signals ( $A_0 \sim A_{16}$ ), and the data to be programmed must be applied at 8-bits in parallel to the data inputs ( $D_0 \sim D_7$ ). In this state, byte programming is completed when  $\overline{PGM}$  is at low level.

# (Page programming algorithm)

Page programming feature of the M5M27C101K, JK allows 4 bytes of data to be simultaneously programmed. The

PIN CONFIGURATION (TOP VIEW) (5V, 12.5V) VPP V<sub>CC</sub> (5V, 6V) PGM PROGRAM 31  $A_{16} \rightarrow$ 30 NC 29 ←A<sub>14</sub>` ←A<sub>13</sub> 28 ADDRESS 27 ←- A<sub>8</sub> INPUTS ADDRESS ← Ag 26 M5M27C101K INPUTS 25 ←A<sub>11</sub> 8 -OE OUTPUT ENABLE 24 9 ADDRESS INPUT **←**A<sub>10</sub> CHIP ENABLE 22 ← CE 11 21 ↔ D7 DATA INPUTS/ D<sub>0</sub> →
OUTPUTS D<sub>1</sub> ↔ 20 ↔ D<sub>6</sub> 13 DATA INPUTS/ 19 ↔ Ds 14 OUTPUTS D<sub>2</sub> ↔ 15 18 ↔ D4 ++ D3 (OV)GND Outline 32K4 (DIP: K) M5M27C101JK [25] A11 24 OE 23 A 10 [22] CE A<sub>0</sub> [ 12] 21 D7 Outline 32K0 (CLCC: JK) NC: NO CONNECTION

destination addresses for a page programming operation must reside on the same page; that is,  $A_2$  through  $A_{16}$  must not change. At first, the M5M27C101K, JK enters the page data latch mode when  $V_{PP}=12.5V$ ,  $\overline{CE}="H"$ ,  $\overline{OE}="L"$  and  $\overline{PGM}="H"$ . The four locations in same page are designated by address signals  $(A_0, A_1 \text{ change})$  and the data to be programmed must be applied to each location at 8-bits in parallel to the data inputs  $(D_0 \sim D_7)$ . In this state, the data (4-bytes) latch is completed. Then the M5M27C101K, JK enters the page programming mode when  $\overline{OE}="H"$ . In this state, page (4-bytes) programming is completed when PGM = "L".




# 1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

# MITSUBISHI (MEMORY/ASIC)

#### Frace

Erase is effected by exposure to ultraviolet light with a wavelength of 2537Å at an intensity of approximately 15WS/cm². Sunlight and fluorescent light may contain ultraviolet light sufficient to erase the programmed information. For any operation in the read mode, the transparent lid should be covered with opaque tape.



#### MODE SELECTION

Mode	OE (22)	OE (24)	PGM (31)	Vpp (1)	V <sub>CC</sub> (32)	Data 1/0 (13~15, 17~21)
Read	VIL	VIL	X*	5 V	5∨	Data out
Output disable	VIL	V <sub>IH</sub>	Х*	5 V	5∨	Floating
Standby (Power down)	ViH	X*	X*	5 V	5 <b>´</b> V	Floating
Byte program	VIL	ViH	ViL	12.5V	6V	Data in
Program verify	ViL	VIL	ViH	12.5V	6V	Data out
Page data latch	VIH	VIL	VIH	12.5V	6∨	Data in
Page program	VIH	VIH	VIL	12.5V	6∨	Floating
	VIL	VIL	VIL	12.5V	6∨	
Program inhibit	VIL	VIH	ViH	12.5V	6∨	<b>.</b>
agram miners	VIH	VIL	V <sub>FL</sub>	1 12.5V	6 V	Floating
	V <sub>IH</sub>	ViH	VIH	12.5V	6 V	

<sup>\*:</sup> X can be either VIL or VIH.



MITZUBIZHI (MEMORY/ASIC)

# 1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

#### ABSOLUTE MAXIMUM RATINGS (Note 1)

.Symbol	Parameter	Conditions	Ratings	Unit
VII	All input or output voltage except Vpp - A9	-	-0.6~7	٧
V <sub>12</sub>	V <sub>PP</sub> supply voitage	With respect to Ground	-0.6~14.0	V
V <sub>13</sub>	A <sub>g</sub> supply voltage		-0.6~13.5	٧
Topr	Operating temperature		-10-80	•c
Tstg	Storage temperature		-65~125	·c

Note 1: Stresses above those listed may cause parmanent damage to the device. This is a stress rating only and functional operation of the device at those or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods affects device reliability.

#### **READ OPERATION**

## DC ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Voc=5V±5%, Vpp=Voc, unless otherwise noted)

	_	Test conditions		Limits			
Symbol	Parameter	rest conditions	Min	Тур	Max	Unit	
I <sub>LI</sub>	Input load current	. V <sub>IN</sub> =0~V <sub>CC</sub>			10	μA	
160	Output leakage current	Vout = 0~VCC			10	μА	
I <sub>PP1</sub>	V <sub>PP</sub> current read	` V <sub>PP</sub> =5.5V		1	100	μА	
.1sB1		CE=VIH			1	mA	
I <sub>SB2</sub>	V <sub>CC</sub> current standby	CE=V <sub>CC</sub>		1	100	μА	
1001		CE=OE=VIL			50	mΑ	
loc2	V <sub>CC</sub> current Active	f=6.7MHz, t <sub>OUT</sub> =0mA			50	mΑ	
VIL	Input low voltage		-0.1		0.8	٧	
ViH	Input high voltage		2.0		V <sub>CC</sub> +1	V	
VoL	Output low voltage	I <sub>OL</sub> = 2.1mA			0.45	٧	
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = -400 μ A	2.4			V	


Note 2: Typical values are at T<sub>a</sub> = 25°C and nominal supply voltages.

# AC ELECTRICAL CHARACTERISTICS (Ta=0~70°C, $V_{CC}=5V\pm5\%$ , $V_{PP}=V_{CC}$ , unless otherwise noted)

				Limits							]
Symbol	Parameter	Test conditions		M5M27C101K-12 M5M27C101JK-12		M5M27C101K-15 M5M27C101JK-15		101K-2 101JK-2	M5M27C101K		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
ta (AD)	Address to output delay	CE = OE = VIL		120		150		200		250	ns
ta (CE)	ČE to output delay	OE=VIL		120		150		200		250	ns
ta (OE)	Output enable to output delay	CE=VIL		60		60		75		100	ns
t of	Output enable high to output float	CE=VIL	0	50	0	50	0	60	0	60	ns
t oH	Output hold from CE, OE or Addresses		0		0		0		0		ns


Note 3: V<sub>CC</sub> must be applied simultaneously V<sub>PP</sub> and removed simultaneously V<sub>PP</sub>.

## **AC WAVEFORMS**



Test conditions for A.C. characteristics
Input voltage: V<sub>IL</sub> = 0.45V, V<sub>IH</sub> = 2.4V
Input rise and fall times: ≤ 20ns
Reference voltage at timing measurement: Input, Output
"L" = 0.8V. "H" = 2V.

Output load: 1TTL gate + CL (100pF)





MITSUBISHI (MEMORY/ASIC)

EMORY/ASIC) 1048576-BIT(131072-WORD BY 8-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

### **CAPACITANCE**

Symbol	Parameter	Test conditions		Unit		
Symbol	raidiletei	rest conditions	Min	Тур	Məx	Onn
CIN	Input capacitance (Address, CE, OE, PGM)	T- 25°0 (- 1841) - 17 - 17			10	ρF
Соит	Output capacitance	$T_a = 25^{\circ}C$ , $f = 1MHz$ , $V_1 = V_0 = 0V$			15	pF

#### PROGRAM OPERATION

### BYTE PROGRAMMING ALGORITHM

First set  $V_{CC}$  = 6V,  $V_{PP}$  = 12.5V and then set an address to first address to be programmed. After applying 0.2 ms program pulse  $(\overline{PGM})$  to the address, verify is performed. If the output data of that address is not verified correctly, apply one more 0.2 ms program pulse. The programmer continues 0.2 ms pulse-then-verify routines until the device verify correctly or twenty five of these pulse-then-verify routines have been completed. The programmer also

maintains its total number of 0.2 ms pulse applied to that address in register X. And then applied a program pulse X times of 0.2 ms width as an overprogram pulse. When the programming procedure above is finished, step to the next address and repeat this procedure till last address to be programmed. When the entire addresses have been programmed completely, all addresses should be verified with  $V_{CC} = V_{PP} = 5V$ .

### DC ELECTRICAL CHARACTERISTICS (Ta = 25±5°C, V<sub>CC</sub> = 6V±0.25V, V<sub>PP</sub> = 12.5V±0.3V, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			
	rarameter	rest conditions	Min	Тур	Max	Unit	
I <sub>LI</sub>	Input current	V <sub>IN</sub> =0~V <sub>CC</sub>			10	μА	
VoL	Output low voltage	I <sub>OL</sub> =2.1mA			0.45	٧	
VoH	Output high voltage	$I_{OH} = -400 \mu A$	2.4			V	
VIL	Input low voltage		-0.1		0.8	٧	
ViH	Input high voltage		. 2.0		Vcc	V	
Icc	V <sub>CC</sub> supply current				50	mA	
ipp	V <sub>PP</sub> supply current	CE=PGM=VIL			50	mA	

#### AC ELECTRICAL CHARACTERISTICS (Ta = 25 ±5°C, V<sub>CC</sub> = 6V ±0.25V, V<sub>PP</sub> = 12.5V ±0.3V, unless otherwise noted)


Symbol	Parameter	Test conditions			Unit		
Зуппрог	i diameter	rest conditions	Min	Тур	Max		
t AS	Address setup time		2			μS	
t OES	OE set up time		2			μЅ	
t <sub>DS</sub>	Data setup time		2			μs	
t AH	Address hold time		0			μs	
t <sub>DH</sub>	Data hold time		2			μs	
t DFP	Chip enable to output float delay		0		130	ns	
tvcs	V <sub>CC</sub> setup time	-	2			μs	
tvPS	V <sub>PP</sub> setup time		2			μs	
t pw	PGM initial program pulse width		0.19	0.2	0.21	ms	
t opw	PGM over program pulse width		0.19		5.25	ms	
tces	CE setup time		2			μs	
t OE	Data valid from OE				150	ns	

Note 4:  $V_{CC}$  must be applied simultaneously  $V_{PP}$  and removed simultaneously  $V_{PP}$ .

MITSUBISHI (MEMORY/ASIC)


MORY/ASIC) 1048576-BIT(131072-WORD BY 8-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

## **AC WAVEFORMS**



# BYTE PROGRAMMING ALGORITHM FLOW CHART

Test conditions for A.C. characteristics Input voltage:  $V_{IL} = 0.45V$ ,  $V_{IH} = 2.4V$  Input rise and fall times:  $\leq 20$ ns Reference voltage at timing measurement: Input, Output "L" = 0.8V, "H" = 2V.



MITSUBISHI (MEMORY/ASIC)

1048576-BIT(131072-WORD BY 8-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

### PAGE PROGRAMMING ALGORITHM

First set V<sub>CC</sub> = 6V, V<sub>PP</sub> = 12.5V and then set an address to first page address to be programmed. After data of 4 bytes are latched, these latch data are programmed simultaneously by applying 0.2 ms program pulse. Then a verify is performed. If each output data is not verified correctly, apply one more 0.2 ms program pulse. The programmer continues 0.2 ms pulse-then-verify routines until each output data is verified correctly or twenty five of these pulse-then-verify routines have been completed.

The programmer also maintains its total number of 0.2 ms pulse applied to that page addresses in register X. And then applied a program pulse X times of 0.2 ms width as an overprogram pulse. When the programming procedure above is finished, step to the next page address and repeat this procedure till last page address to be programmed. When the entire page addresses have been programmed completely, all addresses should be verified with  $V_{CC} = V_{PP} = 5V$ .

### DC ELECTRICAL CHARACTERISTICS (Ta = 25 ± 5°C, V<sub>CC</sub> = 6V ± 0.25V, V<sub>PP</sub> = 12.5V ± 0.3V, unless otherwise noted)

Combal		Test conditions		Limits			
Symbol	Parameter	est conditions	Min	Тур	Max	Unit	
FLF .	Input current	VIN=0~VCC			10	μА	
VoL	Output low voltage	I <sub>OL</sub> =2.1mA			0.45		
Voн	Output high voltage	I <sub>OH</sub> = -400 μ A	2.4			V	
٧ <sub>١</sub> ٢	Input low voltage		-0.1		0.8	V	
VIH	Input high voltage		2.0		Vcc	٧	
loc	V <sub>CC</sub> supply current				50	mA	
Грр	Vpp supply current	PGM=V <sub>IL</sub>			100	mA	

# AC ELECTRICAL CHARACTERISTICS (Ta=25±5°C, V<sub>CC</sub>=6V±0.25V, V<sub>PP</sub>=12.5V±0.3V, unless otherwise noted)


Combal	Parameter	Test conditions		Limits		Unit
Symbol	rarameter	rest conditions	Min	Тур	Max	Unit
t AS	Address setup time		2			μS
toes	ŌE setup time		2			μS
tos	Data setup time		2			μs
t AH	Address hold time	,	0			μS
t AHL	Address hold time		2			μS
t <sub>DH</sub>	Data hold time		2			μS
t DFP	OE to output float delay		0		130	ns
tvcs	V <sub>CC</sub> setup time	-	2			μS
t <sub>VPS</sub>	V <sub>PP</sub> setup time		2			μS
t <sub>PW</sub>	PGM initial program pulse width		0.19	0.2	0.21	ms
t <sub>OPW</sub>	PGM over program pulse width		0.19		5.25	ms
toes	CE setup time		2			μS
t oe	Data valid from OE	·			150	ns
t <sub>LW</sub>	Data latch time		1			μs
t PGMS	PGM setup time	·	2	`		μs
t <sub>CEH</sub>	CE hold time		2			μS
t oeh	OE hold time		2			μS

Note 5: V<sub>CC</sub> must be applied simultaneously V<sub>PP</sub> and removed simultaneously V<sub>PP</sub>.

MITSUBISHI (MEMORY/ASIC)

1048576-BIT(131072-WORD BY 8-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

### **AC WAVEFORMS**




Test condition for A.C characteristics Input voltage:  $V_{LL} = 0.45V$ ,  $V_{HH} = 2.4V$  Input rise and fall time:  $(10\% \sim 90\%)$ :  $\leq 20$ ns Reference voltage at timing measurement: Input, Output "L" = 0.8V, "H" = 2V.



MITSUBISHI (MEMORY/ASIC)

1048576-BIT(131072-WORD BY 8-BIT)

CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM



### **DEVICE IDENTIFIER MODE**

The Device Identifier Mode allows the reading of a binary code from the EPROM that identifies the manufacturer and device type.

The EPROM Programmer reads the manufacturer code and the device code and automatically selects the corresponding programming algorithm.

# M5M27C101K, JK DEVICE IDENTIFIER CODE

Pins	A <sub>0</sub> (12)	D <sub>7</sub> (21)	D <sub>6</sub> (20)	D <sub>5</sub> (19)	D <sub>4</sub> (18)	D <sub>3</sub> (17)	D <sub>2</sub> (15)	D <sub>1</sub> (14)	D <sub>0</sub> (13)	Hex Data
Manufacturer code	VIL	0	0	0	1	1	1	0	0	10
Device code	V <sub>IH</sub>	1	0	0	0	0	0	1	1	83

Note 6: A<sub>9</sub> = 12.0±0.5V.

 $\mathsf{A_{I}} \sim \mathsf{A_{8}} \,,\, \mathsf{A_{10}} \sim \mathsf{A_{16}} \,,\, \overline{\mathsf{CE}} \,,\, \overline{\mathsf{OE}} = \mathsf{V_{IL}} \,,\, \overline{\mathsf{PGM}} = \mathsf{V_{IH}}$ 

 $V_{CC} = V_{PP} = 5V \pm 5\%$ 

