

M74ALS138P

6249827 MITSUBISHI (DGTL LOGIC)

91D 12395 D

3-LINE TO 8-LINE DECODER/DEMULTIPLEXER

T-66-21-55

DESCRIPTION

The M74ALS138P is a semiconductor Integrated circuit of a 3-line-to-8-line decoder/demultiplexer with enable inputs.

FEATURES

- Three types of enable Inputs
- 4 to 16 decoder/demultiplexer capability without adding external components
- Wide operating temperature range ($T_a = -20 \sim +75^\circ\text{C}$)

APPLICATION

General purpose, for use in industrial and consumer digital equipment.


FUNCTIONAL DESCRIPTION

Using as a decoder, give the address in 3-bit binary code on inputs $D_A \sim D_C$, and one output among outputs $\bar{Y}_0 \sim \bar{Y}_7$ corresponding to the address is low and the other seven outputs are all high. In this case, enable input E_1 is set high and enable inputs \bar{E}_2 and \bar{E}_3 are set low. When E_1 , \bar{E}_2 and \bar{E}_3 are in any other condition, the outputs are high irrespective of the status of $D_A \sim D_C$.

When the device is used as a demultiplexer, it functions as a 1-line-to-8-line demultiplexer by making E_1 , \bar{E}_2 and \bar{E}_3 the data inputs and $D_A \sim D_C$ the selection inputs.


In addition to the features of this device the M74ALS137P and M74ALS131P offer an address latch function and an address register function respectively.

PIN CONFIGURATION (TOP VIEW)



Outline 16P4

LOGIC DIAGRAM



3-LINE TO 8-LINE DECODER/DEMULTIPLEXER

FUNCTION TABLE (Note 1)

Inputs					Outputs							
E ₁	\overline{E}_x	D _C	D _B	D _A	\overline{Y}_0	\overline{Y}_1	\overline{Y}_2	\overline{Y}_3	\overline{Y}_4	\overline{Y}_5	\overline{Y}_6	\overline{Y}_7
X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	H	H	H	H	H	L	H	H	H	H
H	L	H	L	L	H	H	H	H	L	H	H	H
H	L	H	L	H	H	H	H	H	H	L	H	H
H	L	H	H	L	H	H	H	H	H	H	L	H
H	L	H	H	H	H	H	H	H	H	H	H	L

Note 1: $\overline{E}_x = \overline{E}_2 + \overline{E}_3$

X : Irrelevant

ABSOLUTE MAXIMUM RATINGS (T_a = -20 ~ +75°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		-0.5 ~ +7	V
V _I	Input voltage		-0.5 ~ +7	V
V _O	Output voltage	High-level state	-0.5 ~ V _{CC}	V
T _{opr}	Operating free-air ambient temperature range		-20 ~ +75	°C
T _{stg}	Storage temperature range		-65 ~ +150	°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
I _{OH}	High-level output current	0		-0.4	mA
I _{OL}	Low-level output current	0		8	mA
T _{opr}	Operating free-air ambient temperature range	-20		+75	°C

ELECTRICAL CHARACTERISTICS (T_a = -20 ~ +75°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ *	Max		
V _{IC}	Input clamp voltage	V _{CC} =4.5V, I _{IC} =-18mA			-1.2	V	
V _{OH}	High-level output voltage	V _{CC} =4.5~5.5V, I _{OH} =-0.4mA	V _{CC} -2			V	
V _{OL}	Low-level output voltage	V _{CC} =4.5V		I _{OL} =4mA	0.25	0.4	V
				I _{OL} =8mA	0.35	0.5	
I _I	Input current at maximum voltage	V _{CC} =5.5V, V _I =7V			0.1	mA	
I _{IH}	High-level input current	V _{CC} =5.5V, V _I =2.7V			20	μA	
I _{IL}	Low-level input current	V _{CC} =5.5V, V _I =0.4V			-0.1	mA	
I _O	Output current	V _{CC} =5.5V, V _O =2.25V	-30		-112	mA	
I _{CC}	Supply current	V _{CC} =5.5V		5	10	mA	

* : All typical values are at V_{CC}=5V, T_a=25°C.


3-LINE TO 8-LINE DECODER/DEMULTIPLEXER

SWITCHING CHARACTERISTICS

Symbol	Parameter	Test conditions/Limits (Note 2)								Unit	
		Inputs		V _{CC} =5V		V _{CC} =4.5~5.5V					
				C _L =15pF		C _L =50pF		R _L =500Ω			
		R _L =500Ω		T _a =25°C		T _a =0~70°C		T _a =-20~+75°C			
Typ	Min	Typ *	Max	Min	Typ *	Max					
t _{PLH}	Propagation time	D _A , D _B	Ȳ	12	6	13	22	6	13	23	ns
t _{PHL}				D _C	9	6	11	18	6	11	
t _{PLH}		E ₁ , E ₂	Ȳ	10	4	11	17	4	11	18	ns
t _{PHL}	E ₃			10	5	12	17	5	12	18	

*: All typical values are at V_{CC}=5V, T_a=25°C.

Note 2: Measurement circuit




(1) The pulse generator (PG) has the following characteristics:

- PRR ≤ 1MHz
- t_r = 2ns, t_f = 2ns
- V_{IH} = 3.5V, V_{IL} = 0.3V
- duty cycle = 50%
- Z_o = 50Ω


(2) C_L includes probe and jig capacitance.

TIMING DIAGRAM (Reference level = 1.3V)



APPLICATION EXAMPLES

4-line to 16-line decoder/demultiplexer





PACKAGE OUTLINES

MITSUBISHI {DGTL LOGIC}

91D 12323



D T-9020



PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12324 D T-90-20



TYPE DESIGNATION TABLE

MITSUBISHI (DGTL LOGIC)

91D D ■ 6249827 0012784 7 ■ MIT3

T-90-20

ALSTTL SERIES SOP TYPE DESIGNATION TABLE

Type		Circuit function	Package Outlines
M74ALS00ADP	*	Quadruple 2-Input Positive NAND Gate	14P2P
M74ALS02DP	*	Quadruple 2-Input Positive NOR Gate	14P2P
M74ALS04ADP	*	Hex Inverter	14P2P
M74ALS05ADP	**	Hex Inverter with Open Collector Output	14P2P
M74ALS08DP	*	Quadruple 2-Input Positive AND Gate	14P2P
M74ALS09DP	**	Quadruple 2-Input Positive AND Gate with Open Collector Output	14P2P
M74ALS10ADP	*	Triple 3-Input Positive NAND Gate	14P2P
M74ALS11ADP	*	Triple 3-Input Positive AND Gate	14P2P
M74ALS20ADP	**	Dual 4-Input Positive NAND Gate	14P2P
M74ALS27DP	**	Triple 3-Input Positive NOR Gate	14P2P
M74ALS30ADP	**	Single 8-Input Positive NAND Gate	14P2P
M74ALS32DP	*	Quadruple 2-Input Positive OR Gate	14P2P
M74ALS37ADP	**	Quadruple 2-Input Positive NAND Buffer	14P2P
M74ALS38ADP	**	Quadruple 2-Input Positive NAND Buffer with Open Collector Output	14P2P
M74ALS74ADP	*	Dual D-Type Positive Edge-Triggered Flip-Flop with Set and Reset	14P2P
M74ALS109ADP	**	Dual J-K Positive Edge-Triggered Flip-Flop with Set and Reset	16P2P
M74ALS112ADP	*	Dual J-K Negative Edge-Triggered Flip-Flop with Set and Reset	16P2P
M74ALS131DP	**	3-Line to 8-Line Decoder/Demultiplexer with Address Register	16P2P
M74ALS138DP	*	3-Line to 8-Line Decoder/Demultiplexer	16P2P
M74ALS153DP	**	Dual 4-Line to 1-Line Data Selector/Multiplexer with Strobe	16P2P
M74ALS157DP	*	Quadruple 2-Line to 1-Line Data Selector/Multiplexer	16P2P
M74ALS161BDP	**	Synchronous Presettable 4-Bit Binary Counter with Direct Reset	16P2P
M74ALS163BDP	**	Fully Synchronous Presettable 4-Bit Binary Counter	16P2P
M74ALS169BDP	**	Synchronous 4-Bit Binary Counter	16P2P
M74ALS174DP	*	Hex D-Type Positive Edge-Triggered Flip-Flop with Reset	16P2P
M74ALS175DP	**	Quadruple D-Type Positive Edge-Triggered Flip-Flop with Reset	16P2P
M74ALS193DP	**	Synchronous Presettable Up/Down 4-Bit Binary Counter	16P2P
M74ALS240ADWP	*	Octal Buffer/Line Driver with 3-State Output (Inverted)	20P2V
M74ALS244ADWP	*	Octal Buffer/Line Driver with 3-State Output (Noninverted)	20P2V
M74ALS245ADWP	**	Octal Bus Transceiver with 3-State Output (Noninverted)	20P2V
M74ALS245A-1DWP	**	Octal Bus Transceiver with 3-State Output (Noninverted)	20P2V
M74ALS257DP	*	Quadruple 2-Line to 1-Line Data Selector/Multiplexer with 3-State Output	16P2P
M74ALS273DWP	**	Octal D-Type Positive Edge-Triggered Flip-Flop with Reset	20P2V
M74ALS299DWP	**	8-Bit Universal Shift/Storage Register with 3-State Output	20P2V
M74ALS373DWP	**	Octal D-Type Transparent Latch with 3-State Output	20P2V
M74ALS374DWP	**	Octal D-Type Positive Edge-Triggered Flip-Flop with 3-State Output	20P2V
M74ALS533DWP	**	Octal D-Type Transparent Latch with 3-State Output (Inverted)	20P2V
M74ALS534DWP	**	Octal D-Type Positive Edge-Triggered Flip-Flop with 3-State Output (Inverted)	20P2V
M74ALS561ADWP	**	Synchronous Presettable 4-Bit Binary Counter with 3-State Output	20P2V
M74ALS569ADWP	**	Synchronous Up/Down 4-Bit Binary Counter with 3-State Output	20P2V
M74ALS573ADWP	**	Octal D-Type Transparent Latch with 3-State Output (Noninverted)	20P2V
M74ALS574ADWP	**	Octal D-Type Positive Edge-Triggered Flip-Flop with 3-State Output (Noninverted)	20P2V
M74ALS640ADWP	**	Octal Bus Transceiver with 3-State Output (Inverted)	20P2V
M74ALS642ADWP	**	Octal Bus Transceiver with Open Collector Output (Inverted)	20P2V
M74ALS645ADWP	**	Octal Bus Transceiver with 3-State Output (Noninverted)	20P2V
M74ALS1034DP	**	Hex Noninverting Buffer	14P2P

*: New product **: Under development

6249827 MITSUBISHI (DGTL LOGIC)

91D 12785 D

MITSUBISHI ALSTTLs

DESCRIPTION

MITSUBISHI (DGTL LOGIC) 91D D ■ 6249827 0012785 9 ■ MIT3

T-90-20

DESCRIPTION

The ALSTTL SOP (Small Outline Package) devices are identical in all respects except for their package outlines to DIP (Dual Inline Package).


MITSUBISHI ALSTTLs
PACKAGE OUTLINES

MITSUBISHI (DGTL LOGIC) 91D D ■ 6249827 0012786 0 ■ MIT3

T-90-20


TYPE 14P2P 14-PIN MOLDED PLASTIC SOP (JEDEC 150mil body)

Dimension in mm



TYPE 16P2P 16-PIN MOLDED PLASTIC SOP (JEDEC 150mil body)


Dimension in mm



MITSUBISHI ALSTTLs
PACKAGE OUTLINES

MITSUBISHI (DGTL LOGIC) 9LD D ■ 6249827 0012787 2 ■ MIT3

T-90-20



1146 E-07

3-6

